
addr_in_1[3:0]
clk
port_en_0
wr_en
addr_in_0[3:0]
data_in[7:0]
port_en_1
RTL_AND
I0
I1
O
RTL_AND
ram_reg
WCLK
WE3
RA1[3:0]
RA2[3:0]
WA3[3:0]
WD3[7:0]
RO1[7:0]
RO2[7:0]
RTL_RAM
data_out_0__0
I[7:0]
O[7:0]
OE[7:0]
RTL_TRISTATE
data_out_0[7:0]
data_out_1__0
I[7:0]
O[7:0]
OE[7:0]
RTL_TRISTATE
data_out_1[7:0]